## **Triggering and Calorimetry**

Calor2000 October 9-14, 2000 Annecy, France

# Outline

# Triggering in Collider Experiments

- $\square$  CDF and D0
- ATLAS and CMS
- Calorimetric Triggering at Level 1
- ₭ FPGA's in Triggering
  - Advantages
  - Examples of Implementations

## **Summary**

## **Common Detector characteristics**

Projective towers in η and φ
 Separate Electromagnetic and Hadronic Calorimetry

## Nearly Hermetic Coverage

# **Common Trigger Features**

Hultiple Level Triggers

△ Level1 - Hardware, pipelined; latency ~µsec

△ Level 3 - General purpose processors

Level 2 - Virtual or specialized processors

## % Trigger Inputs at Level 1

Calorimeter information at reduced granularity

Muon information

# Lvl1 Input Comparisons

	<u>Cal EM/H</u>	<u>Muon</u>	Tracking	Correlation
CDF	X	X	X	Cal/track 15° Wedges
D0	X	X	X	Cal/track 2π/4
ATLAS	X	X		
CMS	X	X		

# L1 Granularity ( $\Delta\eta x \Delta\phi$ )

	<u>EM</u>	<u>JET</u>	TAU
D0	0.2x0.2	0.2x0.2	X
CDF	0.2x0.2	0.2x0.2	X
ATLAS	0.1x0.1	0.4x0.4,0.6x 0.6,0.8x0.8	0.4x0.4
CMS	0.087x0.087	1.04x1.04	0.35x0.35

# Architecture Comparisons

	Level 1	Level 2	Level 3
CDF	Pipelined; 4 μs latency	Special Processor; 100 μs latency	Farm
DO	Pipelined; 4.2 μs latency	Special Processor; 100 μs latency	Farm
ATLAS	Pipelined; 2 μs latency	ROI based, spec. proc. ~ ms latency	Farm
CMS	Pipelined; 3.2 μs latency	Virtual; ~ ms latency	Farm

# The DØ Trigger







# CDF Level 1 Block Diagram

Level 1 Block Diagram



## CDF/DØ Trigger Differences

CDF

### DØ

 L1 Accepts <50 kHz</li>
 Track/Cal correlation at L1 to π/12 degrees
 Silicon displaced

vertex trigger at L2

KL1 Accepts <10 kHz

Strack/Cal Correlation at L1 to π/2

Silicon displaced vertex trigger at L2 but delayed

# ATLAS Trigger Overview

### Hult-level trigger

₩ 40 MHz->100 kHz->1 KHz->100Hz

<mark>⊯</mark> Lvl1

🖂 Latency - 2 μs

🗠 Calorimeter & Muon

Central Trigger Processor

<mark>⊯</mark> Lvl2

□ Full granularity

Regions of Interest

Event Filter - Full reconstruction



## ATLAS Level 1 Calorimeter Trigger



# ATLAS LVL1 EM Trigger



# LVL1 Jet Trigger

Window 0.4 x 0.4 Jet element/Slide 0.2 x 0.2 De-cluster/Rol 0.4 x 0.4, overlapping



Window 0.6 x 0.6 Jet element/Slide 0.2 x 0.2 De-cluster/Rol 0.4 x 0.4, overlapping



De-cluster/Rol can be in 4 possible positions Window 0.8 x 0.8 Jet element/Slide 0.2 x 0.2 De-cluster/Rol 0.4 x 0.4, overlapping

De-cluster/Rol must be in centre position (to avoid 6x8, and 2 jets/window)

# CMS Trigger



# CMS EM Trigger



Sliding window centered on all ECAL/HCAL trigger tower pairs fower count = 728 x 68m x 2 = 8064 Candidate Energy:

> Max E of 4 Neighbora

Hit + Max E, > Threshold

#### Candidate Selection:

Non-loolated: Highest E, in 4x4 region only passing fine-grain & HAC vetos. incluind: Highest E, in 4s4 region passing all four oute.

Summary:

Sort over all (n,e) plane to find top-4 isolated and non-isolated candidates separately.

IVIANS ADDIINS, IVIICHIGAN State University

# CMS Jet Trigger



## ATLAS/CMS Trigger Comparisons



- K Level 2 Trigger
  - ATLAS Region of Interest processing ~few % of data
  - CMS Virtual Level 2 transfer data as needed
- ₿ Switch
  - ATLAS Possibly separate physical switches for LvI2 & DAQ/EF
  - CMS One large switch
- **%** Tradeoffs Complexity vs. switch and link bandwidth

Maris Abolins, Michigan State

9-Oct-00

# **FPGA** Advantages

Rapid Development

Relative to ASICs - days or weeks not months

# Flexibility

○ New ideas or changes easy to implement

### Speed and Size

▷ > Moore's Law Growth in # gates

### Solution Stress ASIC vendors increasingly reluctant to accept complex, low volume jobs

# FPGA's in Triggering

- CDF Extensive use of FPGA's e.g. in Trigger Decision Logic
- B D0 Trigger Framework, including Decision Logic and Scalers based on FPGA's
- ATLAS
  - △ Level1 trigger uses mainly FPGA's in place of ASIC's.
  - Atlantis project
  - Region of Interest Builder Card Designed with FPGA's

# Recent Progress in FPGA's

 Gate Counts - from 10<sup>4</sup> to >10<sup>6</sup> in < 5yrs Speed - as fast as 600 MHz #Pin Counts > 1000. DLL - Bit serial input **Here Reduction - 1.5 V parts available** Harge quantitites of On-board RAM #Embedded functions - PCI interface, RISC microcontroller, Power PC cores, etc.

## FPGA use in DØ: Quad Matching

- **H** Match tracks or preshower with calorimetry ( $\pm \eta$ ,  $2\pi/4$ )
- **\approx** Desirable for low ET electrons e.g. from J/ $\Psi$  decays
- **#** Gives x 2 3 rate reduction for low  $E_T$  jets/electrons
- **\*** Need not foreseen in original design
- Becision logic in FPGAs: 256 input terms->128 triggers
- **\*** Need to construct new terms e.g.  $\Sigma_{\alpha}(C_{\alpha} \times T_{\alpha})$  wher C is calorimeter term and T tracking
- Second Strain Strain
- **#** Crucial factors: Increased size & reprogrammability

## ATLAS - Atlantis(Uni. Mannheim)



### Atlantis

- Hodular, Hybrid FPGA/CPU processor
- 1.4 GB/s I/O capacity per board
- # Powerful FPGAs: Orca 3T125, Virtex XCV600
- CPU: CompactPCI-based standard PCU
- **#** RAM sub-boards
- ₭ Proposed ATLAS application: LVL 2 B-Physics Triggers
  ► TRT Track Finding
  - △ Performance Improvement x 20 over standard PC

### ATLAS LvI1 Rol Buider (ANL, MSU)





# Rol Builder

- Hodular, parallel design using Altera10K family of FPGAs
- Each card receives as many as 12 input streams of Rol fragments, assembles them into output records for transfer to two Supervisor processors
- Besign is manifestly scalable
- Bemonstrated to operate at 100kHz the maximum Level 1 Trigger Accept Rate at ATLAS

## DØ L 1 Cal Trigger Uprade

Run at 132 ns crossing rate (8 MHz)

- **H** Basic Granularity 0.2x0.2 ( $\Delta\eta x \Delta \phi$ )
- EM Max in 2x1 towers with isolation and H veto
- Hadron Max in 5x5 tower area
  Displace Mask by 1 tower in η or φ
  Cover all calorimeter: 40x32 towers

## Exercise: Duplicate Run I L2 in L1

Run I

- **# DSP's: 11 C40's**
- 🔀 Data: 512 bytes
- ₭ Clock: 40 MHz
- No Pipelining
- 🔀 Latency: ~100 μs
- Code: High Level
   language e.g. C with
   optimizations

### Run IIB

- ₭ FPGA's: 11 e.g. Virtex-E
- Data In
  - △ 512 bytes on 512 pins
  - △ Bit serial at 8x8 = 64 MHz
- Pipelining in FPGA
- **#** Latency ~few μs
- K VHDL programmable

# Conclusions

Powerful and fast electronic devices available for future triggering

- Intelligent, reconfigurable triggers are an attractive possibility
- Extremely compact triggers will be limited only by cabling of inputs and by power density on card