

Triggering and Calorimetry



Calor2000

October 9-14, 2000

Annecy, France

Outline



⌘ Triggering in Collider Experiments

- ☐ CDF and D0

- ☐ ATLAS and CMS

⌘ Calorimetric Triggering at Level 1

⌘ FPGA's in Triggering

- ☐ Advantages

- ☐ Examples of Implementations

⌘ Summary

Common Detector characteristics



- ⌘ Projective towers in η and ϕ
- ⌘ Separate Electromagnetic and Hadronic Calorimetry
- ⌘ Nearly Hermetic Coverage

Common Trigger Features

⌘ Multiple Level Triggers

- ☒ Level 1 - Hardware, pipelined; latency $\sim \mu\text{sec}$
- ☒ Level 3 - General purpose processors
- ☒ Level 2 - Virtual or specialized processors

⌘ Trigger Inputs at Level 1

- ☒ Calorimeter information at reduced granularity
- ☒ Muon information

Lvl1 Input Comparisons

	<u>Cal EM/H</u>	<u>Muon</u>	<u>Tracking</u>	<u>Correlation</u>
CDF	X	X	X	Cal/track 15° Wedges
D0	X	X	X	Cal/track $2\pi/4$
ATLAS	X	X		
CMS	X	X		



L1 Granularity ($\Delta\eta \times \Delta\phi$)

	<u>EM</u>	<u>JET</u>	<u>TAU</u>
D0	0.2x0.2	0.2x0.2	x
CDF	0.2x0.2	0.2x0.2	x
ATLAS	0.1x0.1	0.4x0.4, 0.6x0.6, 0.8x0.8	0.4x0.4
CMS	0.087x0.087	1.04x1.04	0.35x0.35


Architecture Comparisons

	Level 1	Level 2	Level 3
CDF	Pipelined; 4 μ s latency	Special Processor; 100 μ s latency	Farm
D0	Pipelined; 4.2 μ s latency	Special Processor; 100 μ s latency	Farm
ATLAS	Pipelined; 2 μ s latency	ROI based, spec. proc. $\sim$ ms latency	Farm
CMS	Pipelined; 3.2 μ s latency	Virtual; $\sim$ ms latency	Farm


The DØ Trigger



CDF Trigger



CDF Level 1 Block Diagram



Maris Abolins, Michigan State University

9-Oct-00

CDF/DØ Trigger Differences

CDF

- ⌘ L1 Accepts <50 kHz
- ⌘ Track/Cal correlation at L1 to $\pi/12$ degrees
- ⌘ Silicon displaced vertex trigger at L2

DØ

- ⌘ L1 Accepts <10 kHz
- ⌘ Track/Cal Correlation at L1 to $\pi/2$
- ⌘ Silicon displaced vertex trigger at L2 - but delayed

ATLAS Trigger Overview

⌘ Mult-level trigger

⌘ 40 MHz → 100 kHz → 1 kHz → 100 Hz


⌘ Lvl1

- ☑ Latency - 2 μ s
- ☑ Calorimeter & Muon
- ☑ Central Trigger Processor


⌘ Lvl2

- ☑ Full granularity
- ☑ Regions of Interest

⌘ Event Filter - Full reconstruction




ATLAS Level 1 Calorimeter Trigger



Maris Abolins, Michigan State University


9-Oct-00

ATLAS LVL1 EM Trigger



LVL1 Jet Trigger

Window 0.4×0.4
Jet element/Slide 0.2×0.2
De-cluster/Roi 0.4×0.4 , overlapping




Window 0.6×0.6
Jet element/Slide 0.2×0.2
De-cluster/Roi 0.4×0.4 , overlapping




De-cluster/Roi can be
in 4 possible positions

Window 0.8×0.8
Jet element/Slide 0.2×0.2
De-cluster/Roi 0.4×0.4 , overlapping




De-cluster/Roi must
be in centre position
(to avoid 6x6, and 2 jets/window)

CMS Trigger



Maris Abolins, Michigan State University


CMS EM Trigger




MARIS ABDOLINS, Michigan State University

9-Oct-00

CMS Jet Trigger



ATLAS/CMS Trigger Comparisons



⌘ Level 2 Trigger

☒ ATLAS - Region of Interest processing ~few % of data

☒ CMS - Virtual Level 2 - transfer data as needed

⌘ Switch

☒ ATLAS - Possibly separate physical switches for Lvl2 & DAQ/EF

☒ CMS - One large switch

⌘ Tradeoffs - Complexity vs. switch and link bandwidth

Maris Abolins, Michigan State
University

FPGA Advantages



⌘ Rapid Development

- ☒ Relative to ASICs - days or weeks not months
- ☒ Errors easy to correct

⌘ Flexibility

- ☒ New ideas or changes easy to implement

⌘ Speed and Size

- ☒ > Moore's Law Growth in # gates
- ☒ Fast clock speeds possible

⌘ ASIC vendors increasingly reluctant to accept complex, low volume jobs

FPGA's in Triggering



- ⌘ CDF - Extensive use of FPGA's e.g. in Trigger Decision Logic
- ⌘ D0 - Trigger Framework, including Decision Logic and Scalers based on FPGA's
- ⌘ ATLAS
 - ☒ Level1 trigger uses mainly FPGA's in place of ASIC's.
 - ☒ Atlantis project
 - ☒ Region of Interest Builder Card Designed with FPGA's

Recent Progress in FPGA's




- ⌘ Gate Counts - from 10^4 to $>10^6$ in < 5 yrs
- ⌘ Speed - as fast as 600 MHz
- ⌘ Pin Counts > 1000 . DLL - Bit serial input
- ⌘ Power Reduction - 1.5 V parts available
- ⌘ Large quantities of On-board RAM
- ⌘ Embedded functions - PCI interface, RISC microcontroller, Power PC cores, etc.

FPGA use in DØ: Quad Matching

- ⌘ Match tracks or preshower with calorimetry ($\pm\eta$, $2\pi/4$)
- ⌘ Desirable for low ET electrons e.g. from J/Ψ decays
- ⌘ Gives x 2 - 3 rate reduction for low E_T jets/electrons
- ⌘ Need not foreseen in original design
- ⌘ Decision logic in FPGAs: 256 input terms->128 triggers
- ⌘ Need to construct new terms e.g. $\sum_{\alpha}(C_{\alpha} \times T_{\alpha})$ wher C is calorimeter term and T tracking
- ⌘ Use original decision logic card with larger FPGA from XC4000 family of devices
- ⌘ Crucial factors: Increased size & reprogrammability

ATLAS - Atlantis(Uni. Mannheim)





Atlantis



- ⌘ Modular, Hybrid FPGA/CPU processor
- ⌘ 1.4 GB/s I/O capacity per board
- ⌘ Powerful FPGAs: Orca 3T125, Virtex XCV600
- ⌘ CPU: CompactPCI-based standard PCU
- ⌘ RAM sub-boards
- ⌘ Interconnect: CompactPCI + private bus
- ⌘ Proposed ATLAS application: LVL 2 B-Physics Triggers
 - ☒ TRT Track Finding
 - ☒ Performance Improvement x 20 over standard PC

ATLAS Lvl1 RoI Builder (ANL, MSU)



RoI Builder



- ⌘ Modular, parallel design using Altera10K family of FPGAs
- ⌘ Each card receives as many as 12 input streams of RoI fragments, assembles them into output records for transfer to two Supervisor processors
- ⌘ Design is manifestly scalable
- ⌘ Demonstrated to operate at 100kHz - the maximum Level 1 Trigger Accept Rate at ATLAS

DØ L 1 Cal Trigger Upgrade

- ⌘ Run at 132 ns crossing rate (8 MHz)
- ⌘ Basic Granularity 0.2×0.2 ($\Delta\eta \times \Delta\phi$)
- ⌘ EM Max in 2×1 towers with isolation and H veto
- ⌘ Hadron Max in 5×5 tower area
- ⌘ Displace Mask by 1 tower in η or ϕ
- ⌘ Cover all calorimeter: 40×32 towers

Exercise: Duplicate Run I L2 in L1

Run I

- ⌘ DSP's: 11 C40's
- ⌘ Data: 512 bytes
- ⌘ Clock: 40 MHz
- ⌘ No Pipelining
- ⌘ Latency: $\sim 100 \mu\text{s}$
- ⌘ Code: High Level language e.g. C with optimizations

Run IIB

- ⌘ FPGA's: 11 e.g. Virtex-E
- ⌘ Data In
 - ⌘ 512 bytes on 512 pins
 - ⌘ Bit serial at $8 \times 8 = 64 \text{ MHz}$
- ⌘ Pipelining in FPGA
- ⌘ Latency $\sim \text{few } \mu\text{s}$
- ⌘ VHDL programmable

Conclusions



- ⌘ Powerful and fast electronic devices available for future triggering
- ⌘ Intelligent, reconfigurable triggers are an attractive possibility
- ⌘ Extremely compact triggers will be limited only by cabling of inputs and by power density on card